

AU-AU48 563

MISSION RESEARCH CORP LA JOLLA CA  
MECHANISMS OF SEMICONDUCTOR JUNCTION BURNOUT.(U)  
AUG 76 V A VAN LINT  
MRC/SD-R-1 DNA-4270T

F/G 20/12

UNCLASSIFIED

MRC/SD-R-1

DNA-4270T

DNA001-76-C-0201  
NL

ADA048 563

1. *Journal of the American Medical Association*, 1997; 277: 1039-1043.  
 2. *Journal of the American Medical Association*, 1997; 277: 1044-1048.  
 3. *Journal of the American Medical Association*, 1997; 277: 1049-1053.

END  
DATE  
FILMED  
2 -78 :  
DDC

DDC

AD-A048563

1

DNA 4270T

## MECHANISMS OF SEMICONDUCTOR JUNCTION BURNOUT

Mission Research Corporation  
P.O. Box 1209  
La Jolla, California 92038

August 1976

Topical Report for Period August 1975—August 1976

CONTRACT No. DNA 001-76-C-0201

APPROVED FOR PUBLIC RELEASE;  
DISTRIBUTION UNLIMITED.

THIS WORK SPONSORED BY THE DEFENSE NUCLEAR AGENCY  
UNDER RDT&E RMSS CODES B323076464 Z99QAXATE06261 AND  
B32307T464 Z99QAXATE06262 H2590D.

Prepared for  
Director  
DEFENSE NUCLEAR AGENCY  
Washington, DC 20305

DDC  
RECEIVED  
JAN 20 1978  
D

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)

REPORT DOCUMENTATION PAGE		READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER ② DNA 4270T	2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle) MECHANISMS OF SEMICONDUCTOR JUNCTION BURNOUT		5. TYPE OF REPORT & PERIOD COVERED Topical Report for Period August 1975 — August 1976
		6. PERFORMING ORG. REPORT NUMBER ① MRC/SD-R-1
7. AUTHOR(s) Victor A. J. van Lint (MRC/SD)		8. CONTRACT OR GRANT NUMBER(s) DNA 001-76-C-0201 ✓
9. PERFORMING ORGANIZATION NAME AND ADDRESS Mission Research Corporation P. O. Box 1209 #1 La Jolla, California 92038		10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS Subtasks (Z99QAXATE062) 61/62
11. CONTROLLING OFFICE NAME AND ADDRESS Director Defense Nuclear Agency Washington, D.C. 20305		12. REPORT DATE August 1976
14. MONITORING AGENCY NAME & ADDRESS (if different from Controlling Office)		13. NUMBER OF PAGES 62
		15. SECURITY CLASS (of this report) UNCLASSIFIED
		15a. DECLASSIFICATION/DOWNGRADING SCHEDULE
16. DISTRIBUTION STATEMENT (of this Report) Approved for public release; distribution unlimited.		
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if different from Report)		
18. SUPPLEMENTARY NOTES This work sponsored by the Defense Nuclear Agency under RDT&E RMSS Codes B323076464 Z99QAXATE06261 and B323077464 Z99QAXATE06262 H2590D.		
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Pulsed Electrical Effects                      Diode Burnout    Transistor PN Junction		
20. ABSTRACT (Continue on reverse side if necessary and identify by block number) Mechanisms of semiconductor junction burnout are reviewed with particular emphasis on parameters controlling variation in energy to achieve second breakdown and device damage. Stabilizing effects promoting uniform current distribution and destabilizing effects promoting filamentary currents are identified. Those destabilizing factors involving thermal changes lead to thermal-mode second breakdown. They include the resistivity peak and reverse saturation current. A nonthermal destabilizing effect at high injection conditions leads to current-mode second breakdown. The dominant mode depends		

DD FORM 1473

1 JAN 73

EDITION OF 1 NOV 65 IS OBSOLETE

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE (When Data Entered)



UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)

20. ABSTRACT (Continued)

on device parameters and the current level. A minimum energy needed to achieve damage can be estimated for each destabilizing mechanism from mechanisms knowledge.

ACCESSION for	
NTIS	White Section <input checked="" type="checkbox"/>
DDC	Buff Section <input type="checkbox"/>
UNANNOUNCED	<input type="checkbox"/>
JUSTIFICATION.....	
BY.....	
DISTRIBUTION/AVAILABILITY CODES	
Dist.	AVAIL. and/or SPECIAL
A	

UNCLASSIFIED

SECURITY CLASSIFICATION OF THIS PAGE(When Data Entered)



## CONTENTS

SECTION:	PAGE
1 Introduction	3
2 Thermal Instability Mechanisms in Second Breakdown	8
3 Second Breakdown in Lateral SOS $P^+NN^+$ Diodes	17
4 Second Breakdown in Diffused Diodes and Transistors	28
5 Current Mode Second Breakdown	37
6 Summary	44

## ILLUSTRATIONS

FIGURE NO.		PAGE
2.1	Resistivity as a Function of Temperature for n-type silicon	10
3.1	Typical Silicon-on-Sapphire Diode Geometry.	18
3.2	Illustration of Fan-out of Current in Diode Base after Channeling through Depletion Region.	21
3.3	Illustration of Growth of Filaments in SOS Experiments.	23
3.4	The Current required to Bring the Diodes to the Threshold of Second Breakdown with a Delay Time of 100 $\mu$ sec as a Function of Resistivity, Forward and Reverse Bias.	26
4.1	Comparison of Temperatures for Peak Resistivity and Reverse Saturation Current = Total Current	31
4.2	Temperature Dependence of the Reverse Voltage at a Constant Current, and the Saturation Current measured at 5 Volts in a 2N1893 Silicon Transistor.	32
5.1	Epitaxial Transistor Profile	38
5.2	Electric Field Profile	39
5.3	E vs x for Reverse Biased $P^+N^-N^+$ Diode.	42

## SECTION 1

### INTRODUCTION

Designers of electronic systems subjected to pulsed electrical stresses need criteria for safe operation (high confidence that there will be no unacceptable degradation of parameters) of semiconductor devices. It is known that the damage thresholds of similar units may vary widely (a spread of up to a factor of ten in energy has been observed). It is important to know at what level to limit the electrical stress on typical electronic parts to assure a very low probability of damage. It is also important to identify screens or process controls that will raise the acceptable stress level, or increase confidence in survival of the parts. Also, rules are needed by which the damage threshold is scaled for different electrical stress pulse shapes and for combined electrical-radiation stresses.

It is not possible to achieve the needed levels of low damage probability with high confidence by statistical testing alone without making assumptions about the extrapolation of sample data to large populations, because the sample sizes for low failure probability and high confidence become too large. It is also not possible to apply a fully realistic electrical pulse screen to eliminate potentially weak individuals from the population of available devices, since electrical-pulse screens are known to degrade some devices. There is also no adequate basis for assuming that the population of devices that passes a given screening test is better than the original population that entered the screen.



Therefore, a sample test, screen, or alternative procedure must be determined. The alternative can take the form of a process control (ensuring that all devices as manufactured maintain acceptable uniformity of relevant parameters). Quality conformance tests (sample tests) are effective when a method is known to extrapolate the results of the test to a large population of devices. Screens (tests through which each device must pass) are particularly valuable when a causal relationship can be established between a nondegrading measurement and the subsequent device behavior under operational stresses.

In any case, knowledge of the mechanisms of junction burnout is required to identify the device parameters that effect the burnout threshold. From this knowledge and data concerning variations of these parameters, the worst-case threshold can be estimated. A subset of these parameters, whose variations in normal production produce an unacceptable variation in burnout threshold, are candidates for screens or process controls. It is likely that in many devices a useful safe operating regime can be prescribed without process controls or tests beyond those normally applied to establish the device's functionality.

There is a large amount of experimental data in the literature on damage thresholds and failure modes for semiconductor junctions subjected to electrical stresses. In addition, numerous theories have been advanced to explain these observations. At first glance, these data and theories often appear contradictory, inconsistent, or at least confusing. More often than not, the individual experiments are performed under conditions that are widely different from one another in geometry, device, doping density, and pulse duration. Each investigator naturally advances a theory or explanation that is consistent with his experimental results. Much of the confusion about second breakdown apparently arises from the assumption, conscious or unconscious, that there is only one kind of

junction burnout and that a single set of phenomena controls the damage processes in all devices. There is considerable evidence that such an assumption is erroneous and that the controlling parameters may be quite different for different device structures, pulse widths and forward or reverse bias.

Studies of the effects of pulsed electrical stresses on semiconductor junction devices have been performed with a large range of pulse widths (few nsec to many sec) and corresponding amplitudes. Since one form of damage is related to heating, the power necessary to achieve this damage (voltage and current) increases as the pulse width is shortened. For TREE, EMP, and SGEMP applications, the shorter pulse widths (.01-10 nsec) are of principal interest.

Under reverse bias a semiconductor junction appears to undergo three reasonably distinct transitions. The first is breakdown, which occurs when the electrical field at the junction exceeds the threshold for generation of free carriers by avalanche or Zener mechanisms. The second is a transition to lower voltage (at constant current), which may occur as soon as a high level of current is established or after a delay time whose length depends on the current level. This is called second breakdown. The third is another change in voltage associated with permanent structural damage (e.g., melting) in the junction. Under forward bias only the latter two transitions occur.

There are apparently two types of permanent effects: those associated with surface and bulk damage. Some devices exhibit significant surface degradation after junction avalanching, even without incurring second breakdown.<sup>1,2</sup> This is presumably due to hot carriers becoming trapped in the oxide layer or forming interface states. This effect has serious implications for pulsed electrical methods of device screening.

All devices eventually undergo permanent bulk damage when electrical energy deposition produces a large enough local temperature excursion.<sup>3, 4</sup> The critical temperature may be determined by melting (1420°C in Si) or by enhanced diffusion and drift of a dopant. In either case, it is generally true that a thermal-electrical instability develops at a much lower temperature, which allows the subsequent current flow and energy deposition to be localized in a small fraction of the device's volume. The dependence of any thermal-electrical instability on electrical pulse length is obviously affected by the geometry (dimensions) of the device, insofar as it determines heat flow from regions of high power density to cooler bulk semiconductor and substrate. Phenomena that compete in determining the junction's net thermal-electrical characteristics include the dependence on temperature of bulk resistivity, avalanche field, Zener voltage, and reverse saturation current.

In this review of semiconductor junction burnout, the multiplicity of failure mechanisms and modes is emphasized. Various theories and experimental data are reviewed for their relevance to second breakdown and damage. The instability mechanisms mentioned by different investigators are discussed as probable causes of second breakdown. The work by three different authors<sup>5,6,7</sup> on second breakdown in silicon-on-sapphire (SOS) diode structures is reviewed, because their results give a particularly clear picture of certain thermal processes in pulsed semiconductor junctions. The physics that are dominant in these SOS structures undoubtedly also are present in more conventional device geometries, such as diffused diodes and transistors. The main uncertainty is how the conclusions derived from the SOS experiments must be modified due to differences in geometry, heat sinking, etc. These uncertainties and results for diffused diodes and transistors are discussed in Section 4.



In Section 5, a different class of failure mechanisms (called current-mode second breakdown), which usually occurs only in epitaxial diodes and transistors is described.

These discussions will emphasize the second breakdown transition and the factors that appear to determine the variation of energy deposition up to second breakdown and between its onset and permanent damage.

## SECTION 2

### THERMAL INSTABILITY MECHANISMS IN SECOND BREAKDOWN

The onset of second breakdown appears to be associated with an instability in which the current tends to concentrate in small filaments rather than spreading uniformly across the junction area. Such instability will develop whenever a local increase in the current density decreases the electric field required to sustain the current.

Various theories are proposed to explain these instabilities. These theories can be grouped into two categories, thermal-mode and current-mode second breakdown. Thermal-mode breakdown means that the triggering mechanism for the onset of second breakdown is primarily thermal (requiring time to achieve energy deposition); whereas, in current-mode second breakdown it is primarily electrical, and can occur promptly. In both cases the ultimate failure of the device is due to thermal run-away, if the high current condition persists.

Some of the confusion about second breakdown is due to the number of theories proposed, some of which are very similar but stated in different words. These theories will now be reviewed briefly and their similarities and differences noted. The mechanisms of thermal-mode second breakdown will be discussed in Section 5.

Terms associated with thermal-mode second breakdown include:  
(1) resistivity peak, (2) intrinsic temperature, (3)  $n_i > N_D$ , (4) avalanche quenching, (5) recombination-generation current = total current,

(6) reverse saturation current = total current, (7) lateral thermal instability, (8) thermal runaway, and (9) local melt. Actually, there are only two distinct thermal-instability mechanisms in this list: namely, the resistivity peak and avalanche quenching. The other seven items are just other descriptions of these effects, or results of them. Avalanche quenching is a junction property; whereas, the resistivity peak is primarily associated with the neutrally-charged bulk region. Thus, these two effects are in the series in the device. Either instability might occur first, depending on the device and the test conditions.

Due to the competing effects of the temperature dependences of carrier mobility and density in a semiconductor, the bulk resistivity ( $\rho$ ) reaches a peak after first increasing from its room temperature value and then decreases approximately exponentially with temperature. The initial increase in  $\rho$  results from a decreasing mobility, due to increased phonon scattering at higher temperatures, while the carrier density is approximately constant in extrinsic material. The final decrease in  $\rho$  occurs due to the rapid increase in carrier density when the material becomes intrinsic; that is, the intrinsic density  $n_i$  is greater than the extrinsic doping  $N_D$ . Thus, items (1), (2), and (3) above correspond to essentially the same critical temperature. The temperature at the resistivity peak varies with the resistivity of the material. Resistivity curves for various doping densities in silicon are shown in Figure 2.1. Since the resistivity peak occurs at lower temperatures for lower doping densities (higher resistivities) and since the higher resistivity regions heat up faster for the same current density, the high-resistivity side of the junction is the most sensitive to the peak-resistivity instability.






Figure 2.1 Resistivity as a function of temperature for n-type silicon (from Reference 7; after Runyan, Reference 8).

At temperatures below the resistivity peak, the bulk material is stable against local fluctuations in temperature. As the temperature increases, the increased resistivity reduces the current through the higher-temperature region so that the heat input to that region decreases. As a result, the local temperature fluctuation tends to be reduced. Conversely, above the resistivity peak, a small local increase in temperature will decrease the local resistivity and cause more current to funnel through the initially hotter spot. This effect causes a lateral thermal instability (Item 7) and can lead to thermal runaway (Item 8).

In a junction that is reverse-biased above breakdown, the current can be produced either by avalanching or Zener tunneling, depending on the doping density. Junctions in silicon with breakdown voltages below about 6V are usually controlled by the true Zener effect, whereas junctions with larger breakdown voltages are invariably dominated by avalanching.

It is known that the Zener voltage at constant current decreases with increasing temperature. Thus, a true Zener junction is always thermally unstable in the junction region. However, the stabilizing effect of the bulk region in series with the junction allows stable operation of Zener devices as long as the temperature for the resistivity peak is not exceeded in the bulk. Thus, second breakdown in a pure Zener diode should be controlled entirely by the resistivity peak in the bulk, although we have no experimental data to verify this conclusion.

On the other hand, it is known experimentally that the breakdown voltage for an avalanching silicon device increases with temperature. Therefore, the avalanching condition, by itself, is thermally stable. However, the total current through a reverse-biased junction is only partially supplied by avalanching. The remainder comes from diffusion current from the bulk, recombination-generation (R-G) current in the

depletion region of the junction, carrier injection to a collector-base junction from a forward-biased emitter-base junction, and ionization-induced photo-currents. If any of these current components become comparable to the total current maintained through the junction, then the avalanche current must decrease. This means that the electric fields which produce the avalanching must also decrease.

In a reverse-biased diode without radiation, the only two currents that will occur are the diffusion current and the R-G current. Both of these currents increase very rapidly with increasing temperature, but usually at different rates. The diffusion current in extrinsic material is proportional to the square of the intrinsic carrier density  $n_i^2$ , so its main temperature dependence is proportional to  $e^{-E_G/KT}$  where  $E_G$  is the width of the energy gap. On the other hand, the R-G current is dominated by deep defect levels with energies from the nearest band of about  $E_d = E_G/2$ . Its temperature dependence, therefore, is proportional to  $e^{-E_G/2 kT}$ . The pre-exponential factor is much larger for  $n_i^2$ , so that at low temperatures the R-G current is larger (due to the smaller negative exponent) and at higher temperatures the diffusion current dominates. These two currents combine to make up the total reverse-saturation current.

Both components of the reverse saturation current are destabilizing since they increase with increasing temperature. When the local temperature reaches a point where the destabilizing effect of the reverse saturation current overpowers the stabilizing effects of the avalanching process, the current density will increase in this hot spot causing a higher local temperature, the destabilizing current will further increase, and the junction field and the avalanching will decrease. Thus, the avalanching is "quenched" when the reverse saturation current equals the total current. Items (4) and (6) are thus basically the same, and item (5) is contained in item (6).



If there is current injection from another junction (i.e., in a transistor) and/or radiation-induced photocurrents, the reverse saturation current does not have to increase as far to quench the avalanching. Therefore, the local destabilizing temperature is reduced, and the energy threshold for this instability is reduced by carrier injection and/or ionizing radiation.

In the local melt theory (Item 9), the instability is assumed to be triggered by a local region of the semiconductor reaching its melting point, causing a metallic-like molten region with a reduced resistivity. However, the avalanche-quenching discussed above will always produce an instability before the melting temperature is reached. Therefore, melting is more likely to be a consequence of a current instability and channeling rather than its cause.

Thus, there are general mechanisms for thermal instabilities in the bulk and at the junction, i.e., the resistivity peak and quenching of the avalanching by some other current source, respectively. Both mechanisms apparently participate in reverse-bias second breakdown under various conditions. Since the junction and bulk resistance of a diode or transistor are in series, these mechanisms may compete with each other in an intermediate temperature range, where one is stabilizing and the other destabilizing. At low temperatures, both are stabilizing (unless Zener emission controls the junction current); at high temperatures, both are destabilizing.

Under forward bias, the current profile is again determined by the combination of junction and bulk resistivity voltage drops. The bulk resistance is still a stabilizing factor up to the resistivity peak. The diode's forward voltage drop represents competing factors. For a PN diode

with lighter doping on the P side:

$$I = \frac{e A N_p}{\sqrt{D_n \tau_p}} \left( e^{eV/kT} - 1 \right)$$

where:

- $e$  is the electron charge,
- $A$  is the diode area,
- $N_p$  is the minority carrier concentration,
- $D_n$  is the electron diffusion constant,
- $\tau_p$  is the excess minority-carrier lifetime,  
(all on the P side of the junction)
- $V$  is the applied voltage,
- $k$  is Boltzmann's constant,
- $T$  is the absolute temperature.

The factors  $e A N_p$  are independent of temperature (at least well below the resistivity maximum), the factors  $\frac{1}{\sqrt{D_n}} \left( e^{eV/kT} - 1 \right)$  increase with increasing temperature (i.e., is destabilizing) and the factor  $\frac{1}{\sqrt{\tau_p}}$  decreases with increasing temperature (i.e., is stabilizing). The net result is that at low currents (low  $V$ ) the current density tends to be uniform, but at higher currents it tends to become filamentary. This is a problem in power transistor and can be ameliorated by resistively loading the contact area.<sup>9,10,11</sup> With such loading, when current tries to funnel into one filament, the resistive drop at the contact stabilizes the flow pattern to higher current levels. This resistive ballasting is particularly effective in transistor emitter contacts, because the low-resistivity of the emitter region does not provide much protection from a destabilized junction.

The development of the thermal instabilities depends on energy deposition and heat diffusion. Thus, there are two characteristic times; the time to deposit enough energy to bring the temperature up to a critical value and the time for the heat to diffuse away from its source region.

In silicon, the threshold electric field for avalanching is around  $2 \times 10^5$  V/cm. Using a heat capacity for silicon of about  $1.6 \text{ J/cm}^3\text{-}^\circ\text{C}$  and a current density of, for example,  $10^4 \text{ A/cm}^2$ , a time of 240 nsec is required to raise the temperature of the junction region  $300^\circ\text{C}$ . Obviously, this time decreases inversely with the current density.

The characteristic thermal diffusion time  $\tau$  equals  $L^2/D$ , where  $L$  is the distance that the heat has to diffuse, and  $D$  is the thermal diffusion constant. Using a value of  $D = 1 \text{ cm}^2/\text{sec}$  for silicon, a table of characteristic diffusion times can be constructed based on typical low-power, high-frequency device dimensions.

Characteristic Region	Typical Length $L$ ( $\mu\text{m}$ )	$\tau = L^2/D$ (sec)
Depletion width	0.3	$10^{-9}$
Base width; Epitaxial collector thickness	3	$10^{-7}$
Chip thickness	200	$4 \times 10^{-4}$

This table means, for example, that heat will diffuse across the base or epitaxial width 3 ( $\mu\text{m}$ ) in  $10^{-7}$  sec. Therefore, for pulse lengths much greater than  $10^{-7}$  sec, a steady state thermal profile will have been established across these regions by thermal diffusion, the temperature



is primarily proportional to power independent of time, and the effects of the heat sinks must be considered. At very short pulses ( $\sim 10^{-9}$  sec), the heat cannot flow appreciably out of the region in which it is generated, and the temperature increases linearly with energy. In between, heat generation in the depletion layer competes with thermal diffusion, producing a peak temperature roughly proportional to power times square root of time. Larger-dimension devices (e.g., higher voltage, lower frequency) will exhibit characteristic thermal-diffusion times longer than these by a factor of ten or more.

### SECTION 3

#### SECOND BREAKDOWN IN LATERAL SOS $P^+ NN^+$ DIODES

Second breakdown has been studied in detail in epitaxial silicon-on-sapphire (SOS) diodes by three different groups.<sup>5,6,7</sup> In these experiments, a thin layer ( $\approx 1$  to  $2 \mu m$ ) of n-type silicon is grown on a sapphire substrate. A lateral  $P^+ NN^+$  diode is then fabricated by diffusing  $P^+$  and  $N^+$  contacts across the two ends of the device (see Figure 3.1). The devices are studied before and during second breakdown by observing the light (avalanche and thermal) that is emitted from the device during an electrical pulse and the thermal distributions as determined by variations in optical transmission through the silicon as a function of temperature.

There are advantages and disadvantages to this device geometry. The advantages are that the PN junction can be viewed from the side in profile and the spatial distribution of physical parameters can be observed and studied parallel and perpendicular to the junction. The disadvantage is that the geometry is not representative of normal devices. The conclusions from these studies are influenced by the two-dimensional nature of the geometry and by the unique heat sinking to the sapphire substrate.

These experiments have provided such a clear picture of the physical processes in these special devices that it is instructive to review the results in detail, in spite of the limitations in relating the results to devices of practical geometry.




Figure 3.1 Typical silicon-on-sapphire diode geometry. Doping materials are diffused into an n-type silicon film to form  $P^+$  and  $N^+$  regions. Metallizations are of aluminum and passivating layers thermally grown oxide. (From Reference 7)



When the test diodes are reverse-biased barely into avalanche breakdown, the light emission from the avalanche region is confined to thin (microplasma) filaments across the junction. These microplasmas probably nucleate on lattice defects and are purely electronic and non-degrading to the junction. The temperature of the junction remains at essentially the ambient temperature.

At slightly higher biases and current levels, the junction region begins to heat up slightly due to the  $E \cdot I$  power-density input near the junction. It is known experimentally that the avalanche breakdown voltage in PN junctions increases slightly with increasing ambient temperature. This effect, when applied locally to an avalanching junction, is stabilizing to the current distribution and causes the current to be distributed more nearly uniformly over the junction area than at the smaller avalanche currents. The avalanche light emission becomes a continuous line coincident with the junction and the temperature near the junction and in the N bulk region is fairly uniform and somewhat above ambient.

This pattern persists to higher voltage and current levels (and average temperatures) until a critical temperature is reached locally. Budenstein<sup>7</sup> observed two different critical temperatures in reverse-biased junctions. The one which usually occurred first was the temperature at which the reverse saturation current density for the reverse-biased junction approached the avalanche current density. Other authors have described this transition as quenching of the avalanching by generation-recombination current from the depletion region. Regardless what it is called, it is clear that an instability started at the junction in Budenstein's devices and propagated across the N region, which had a resistivity of .064 ohm-cm in most of his experiments. Presumably, this propagation was associated with the temperature in the bulk N material approaching the second critical temperature corresponding to the peak of the electrical resistivity curve.

In any avalanching junction, the temperature distribution is never perfectly uniform due to temperature gradients which are formed as the heat diffuses to the various thermal sinks. Thus, the critical temperature for avalanche quenching by a competing source of carriers is normally reached first at some local point in the junction. When this occurs, the local electric field across the junction has to decrease to reduce the avalanche current contribution. However, the resulting local decrease in voltage across the junction decreases the avalanche current generated nearby and allows more current to funnel through the high-temperature low-voltage region. Since the SOS experiments were performed using a constant current source, the excess current that goes through the hot spot had to reduce the current through the junction at points slightly removed from the hot spot. Thus, the core of the hot spots become even hotter due to the increased current and the regions around the hot spot cease avalanching and become cooler.

At the point where the current filament through the junction hot spot reached the bulk N material, the current fans out to try to minimize the voltage drop in the bulk, which is proportional to the current density and resistivity (see Figure 3.2). This fanning out results in a voltage drop parallel to the junction. If the current level and the device width are both large enough, the voltage parallel to the junction measured from the hot spot will allow the junction to reach the avalanche breakdown voltage at some distance from the first hot spot. At that point, it is energetically more favorable for the current to form another hot-spot current filament through the junction rather than for all of the current to funnel through the first filament. For some low resistivity devices with large short current pulses, as many as thirty current filaments were observed in a 21.5 mil wide and 1  $\mu$  - thick junction.<sup>7</sup> For high resistivity material, small devices, and low current levels with long pulses, only one spot was observed. It occurred near the middle of the junction. There is not enough room in




Figure 3.2 Illustration of fan-out of current in diode base after channeling through depletion region.



a small device to develop a voltage drop parallel to the junction equal to a large breakdown voltage with long, low-current pulses. The heat diffuses to the cooler edges of the device making the middle of the device the hottest point.

At the point where the current filament reached the bulk material and starts to fan out, the temperature in the bulk is increased by heat transfer from the junction and by current crowding. What happens to the hot spot during the remainder of the pulse depends on whether this temperature reaches the second critical temperature mentioned previously, that is - the resistivity peak.

If the temperature doesn't reach the resistivity peak, the hot spot proceeds no further into the bulk material. Up to this point, the maximum temperature in the material is less than its melting temperature, the current filamentation is repeatable in time and position, and it is non-degrading to the device. However, if the current level and duration are sufficient to raise the temperature at the edge of the bulk region to the resistivity peak, the tip of the hot current filament starts to eat its way across the bulk region (see Figure 3.3). If the pulse is terminated before the filament completely crosses the bulk region, the process is still nondegrading to the device. However, when the filament reached the low-resistivity  $N^+$  substrate, the voltage (at constant current) quickly drops, the current apparently constricts to a very fine filament, and a molten track is usually formed along the core of the filament. Once the device has cooled and the material has recrystallized, the burnout path is not a permanent low-resistivity path, although it noticeably degrades the diode I-V characteristic. Subsequent high level electrical pulses produce other burnout paths that usually do not coincide with the first failure path. If the N region resistivity is not too much higher than the resistivity of the  $N^+$  substrate, when the filament reaches the  $N^+$  region, there is a relatively large IR drop across the  $N^+$  substrate. Thus, the




Figure 3.3 Illustration of growth of filaments in SOS experiments.

voltage at constant current only drops to this  $IR$  value. Again, if the current pulse is terminated soon enough, the device will not be burned out. However, if the current is left on, the hot spot will eat through the substrate and cause burnout from metallization-to-metallization.

The above sequence of events was the one normally observed in .064 ohm-cm reverse-biased junctions. However, since there are two more or less independent critical temperatures involved; it is quite possible that with different resistivities the second critical temperature (the resistivity peak) could be reached in the bulk before achieving quenching of the avalanche current in the repletion layer. In this case, the current filament nucleates almost simultaneously across the whole bulk region, burnout always occurs with only one hot spot, and the junction has little effect on the results. Budenstein was able to demonstrate this bulk nucleation for some low resistivity devices with very long (DC) excitations. Thus, depending on the device resistivity and pulse lengths in their experiments, different investigators could observe different second breakdown mechanisms and thresholds.

During a constant-current reverse-bias pulse, the voltage across the junction first increases slightly as the avalanche-breakdown voltage increases with temperature. Then, when the filament first nucleates in the junction, the increase in voltage ceases. As the current filament then eats its way through the bulk material, the voltage decreases gradually, followed by a sharp drop when the filament bridges the bulk region.

The definition of the onset of second breakdown can be somewhat arbitrary. On theoretical grounds it is tempting to associate it with the point at which a local instability first develops (e.g., the development of a hot spot at the junction in Budenstein's work). If an experiment only measures the current and voltage through a junction, this point appears in Budenstein's experiments only as a subtle change in slope of



the device resistance versus time. A more dramatic change in resistance occurs when the instability propagates across the lightly doped N layer. But in Budenstein's devices this corresponded to permanent damage to the devices.

One of the main results from the SOS experiments is that the threshold current for the onset of second breakdown with a pulse length of 100  $\mu$ sec decreases significantly with increased resistivity (see Figure 3.4). For a pulse length of 100  $\mu$ sec the threshold current varied approximately as the bulk resistivity to the  $(-3/4)$  or  $(-1/2)$  power. A second result is that for a given bulk resistivity, the pulse length before second breakdown increased considerably with decreasing current. At high currents a large number of hot spots developed quickly. At low currents only a few developed slowly.

For forward-biased junctions, a single hot spot always nucleated in the bulk of the device and burnout was very abrupt. After burnout, the permanent damage from a forward-bias failure was qualitatively and quantitatively similar to the permanent damage due to reverse-bias pulses.

Filament nucleation and burnout were also observed in bulk material without a junction. In these cases, the contacts did not have the low-resistivity  $P^+$  and  $N^+$  regions to smooth out the current concentrations near the metallic contacts. Thus, burnouts were often nucleated where the current concentrated at irregularities around the contacts.

As stated previously, the physics that play a dominant role in these SOS structures undoubtedly also occur in more conventional device geometries. However, there are significant differences in the geometries which could influence their importance. For example, because of the very thin semiconductor sheet, the depletion layer is effectively a line source of power, rather than a plane as in a normal device. The dominant heat




Figure 3.4 The current required to bring the diodes to the threshold of second breakdown with a delay time of 100  $\mu$ sec as a function of resistivity, forward and reverse bias. (From Reference 7)

flow will be to the substrate and transverse to the current flow, rather than along the current flow as in a normal device. Also, the thermal conductivity of the sapphire is somewhat different from the value in silicon, so the heat transfer from a hot spot in the SOS geometry must be significantly different from the heat transfer in a normal device. For example, for a silicon epitaxial layer thickness of  $1\ \mu$ , the influence of the sapphire substrate as a heat sink is felt in about 10 nsec (Section 2). Thus, for any times longer than 10 nsec, the heat flow rate and pattern will be different for the SOS diodes than for conventional devices.



## SECTION 4

### SECOND BREAKDOWN IN DIFFUSED DIODES AND TRANSISTORS

Two different thermal instability criteria have been observed for the SOS diodes described in Section 3: the temperature at the peak of the resistivity curve and the temperature where the reverse saturation current equals the avalanche current. These two mechanisms also appear to be dominant in diffused diodes and transistors, although they are often described in other terms, as noted in Section 2. Unfortunately, for diffused diodes and transistors, there is a distressing lack of good quantitative data on the breakdown temperatures versus doping density or resistivity due to the difficulty of determining the temperature in the interior of these devices. This difficulty in conventional devices is the reason that the SOS diodes with their exposed junctions and base regions have become so popular as test specimens.

About the best pieces of quantitative data, however, have been taken by Agatsuma et.al.<sup>12</sup>, Melchior and Strutt<sup>13</sup>, and Fleming<sup>14</sup>. The first two references claim agreement with the intrinsic temperature criterion (peak resistivity) while the latter opts for the reverse saturation current. In Reference 12,  $N^+NN^+$  diodes ( $V_B$  from 40 to 100 V) were used with relatively long current pulses (50 cyc/sec repetitively swept). The authors say that the electric fields in the depletion region were orders of magnitude less than the avalanche threshold field. Hence, avalanche quenching could not be a triggering mechanism. In addition, they attempted to measure the temperature of their devices at breakdown using temperature-sensitive paints, and they show good correlation between their measured temperatures and the intrinsic temperatures versus base

resistivity. Similarly, in Reference 13, good agreement is obtained between the intrinsic temperature and the breakdown temperature for silicon MM1613 transistors. The breakdown temperatures were deduced from measurements made with different case temperatures and pulse widths from 0.1 to 2 msec. On the other hand, Fleming<sup>14</sup> calculated the temperature for a simple planar diode geometry as a function of input power and time and correlated the measured delay times with the time to reach the temperature for avalanche quenching as determined from the measured reverse saturation current. Note that the temperature for avalanche quenching is given as 650°K in this reference, whereas the peak resistivity for their 1  $\Omega$ -cm base material is about 520°K (Figure 2.1). Therefore, for the avalanche quenching argument to be valid, the bulk material would have to be over 130°K cooler than the junction. Such a difference is possible due to thermal diffusion, but it is by no means certain. Most other authors just speculate or assume that the triggering mechanism is one or the other of these two processes. A partial list of the papers that support the peak resistivity criterion is given in References 15 to 18, while those favoring the avalanche quenching are given in References 19 to 22. Domingos<sup>23</sup> reviews the SOS work and indicates that his experimental results are in general agreement with the Budenstein model, that is, both mechanisms occur. However, the tests were usually made with relatively long pulses ( $\approx$ ms) so the results are not directly applicable to the time scale of our interest ( $\approx$   $\mu$ sec).

Wunsch and Bell<sup>24</sup> performed a systematic study of the dependence of damage threshold on current pulse width. This was subsequently extended by Tasca.<sup>25</sup> Their results are in agreement with the thermal diffusion models discussed in Section 2. For very short pulses, thermal diffusion plays no role and the temperature increases linearly with time under electrical stress. When the pulse width becomes comparable to  $L^2/D$ , Where  $L$  is a characteristic dimension of the energy deposition region (e.g., depletion layer width), the peak temperature increases as the square

root of the time under stress. For even longer times, steady state heat flow to a heat sink (e.g., header, ambient air) is achieved and the peak temperature is dependent on the power level, independent of time.

In retrospect, it is probably not surprising that there is no clear-cut decision in favor of one of the two second breakdown triggering mechanisms. Even for the relatively simple geometries used in the SOS experiments, either instability could be dominant in a particular experiment depending on the resistivity of the base material, the current level, the pulse length, and probably the size of the devices and the methods of heat sinking. This uncertainty regarding the triggering instability for second breakdown results from the relatively equal magnitudes of the two critical temperatures at a given doping density in silicon. Moreover, this closeness of the temperatures seems to be a fairly general result for other resistivities as shown below.

In Figure 4.1, the temperature at the resistivity peak in Figure 2.1 is plotted versus doping density. Unfortunately, data are not available to define a similar curve based on the reverse saturation current. However, the closeness of the temperatures can be illustrated by the following calculations. From Figure 4.2 the temperature at which the reverse voltage goes to zero (i.e., reverse saturation current equals the total current) is 300°C for 1 mA current through the collector-base junction of a 2N1893 silicon transistor and 360°C for 10 mA of current. For comparison with the curve for the peak resistivity, these temperatures have been plotted in Figure 4.1 at the estimated collector doping density ( $\approx 10^{15}/\text{cm}^3$ ). This density was obtained by using a nominal value of  $BV_{CBO} = 120 \text{ V}$  for this device<sup>26</sup> and assuming an avalanche threshold field of  $2 \times 10^5 \text{ V/cm}$  and a base doping much greater than the collector doping. It will be noted that the lower temperature (300°C) is less than 100°C above the peak resistivity curve. Moreover, if the temperature at the peak of the reverse









Figure 4.1 Comparison of Temperatures for peak resistivity and reverse saturation current = total current.




(a) 2N1893 e-b



(b) 2N1893 c-b



(c) 2N1893 e-b



(d) 2N1893 c-b

Figure 4.2 Temperature dependence of the reverse voltage at a constant current, and the saturation current measured at 5 volts in a 2N1893 silicon transistor.  $V_1$  was measured at 1 mA reverse current, and  $V_{10}$  at 10 mA. (From Reference 7)

voltage curve (Figure 4.2) for 1 mA current had been used instead of the temperature at which  $V_B(T)$  goes to zero, it would have fallen almost on the curve for the peak resistivity. Also, by using a nominal value of  $BV_{BEO} = 7$  V in Figure 4.2, the base doping density (assuming a much larger emitter density) is approximately  $1.7 \times 10^{16}/\text{cm}^3$ . The two threshold temperatures ( $300^\circ\text{C}$  for 1 mA and  $380^\circ\text{C}$  for 10 mA) are plotted in Figure 4.1 at this doping density. In this case, the lower temperature falls below the peak resistivity curve.

Based on the theoretical expression for the reverse saturation current, (Reference 27, Page 414) the critical temperature based on the reverse saturation current should follow the peak resistivity curve, as it appears to be doing in Figure 4.1.

$$I_o = A e n_i^2 \left( \frac{D_n}{p_{p_o} L_n} + \frac{D_p}{n_{n_o} L_p} \right)$$

In this expression,  $A$  is the junction area;  $e$  is the electronic charge;  $n_i$  is the intrinsic density;  $(D_n, D_p)$  and  $(L_n, L_p)$  are the diffusion lengths for the minority carriers ( $n$  and  $p$ ) on the two sides of the junction; and  $p_{p_o}$  and  $n_{n_o}$  are the majority carrier densities on the two sides of the junction. At a given temperature,  $I_o$  increases with decreasing majority carrier density, that is, increasing resistivity, assuming the mobilities and lifetimes are not changed significantly. Therefore, for a given avalanche current, the temperature at which the reverse saturation current equals the avalanche current will be smaller at larger resistivities (smaller doping densities), which agrees with the curve for the peak resistivity.



From the above discussion, two conclusions can be drawn:

1. At the present time, it is very difficult to predict in general whether the triggering mechanism for thermal-mode second breakdown will be the peak resistivity or the reverse saturation current.
2. Two investigators who claim different instability temperature criteria for their triggering mechanisms could both be correct, depending on their test conditions and devices. However, the same temperature dependence might fit either criteria, within the accuracy of the data. Just because the data appears to fit one criterion does not necessarily rule out the other.

From an engineering standpoint, if both criteria yield essentially the same threshold curve for a given situation, it is immaterial which criterion is the triggering condition. The threshold value is the only important point. However, from the standpoint of predicting the change in the damage thresholds with variations in the device and test parameters, it is important to know the physics of each criterion and when they are dominant.

It is important to note that the resistivity peak is uniquely determined by the junction breakdown voltage (related to bulk resistivity). The diffusion current depends also on the minority carrier lifetime in the bulk semiconductor. The R-G current depends on the concentrations of deep-lying defect states in the depletion layer.

Up to this point, we have discussed the mechanisms of second breakdown in diodes and the application of the same mechanisms to planar

diffused transistors. We must now identify other factors that influence second breakdown in transistors. The extra features that must be considered are the influence of emitter injection on the collector current distribution and the lateral voltage drop produced by the flow of base current.

Emitter injection affects second breakdown in the collector-base junction in two ways:

1. Most of the emitter current passes through the collector junction, subtracting from the current that may be supplied by avalanching. Therefore, it reduces the temperature at which the diffusion and/or recombination-generation currents quench the avalanche and achieve the onset of a junction instability.
2. If the emitter current profile becomes filamentary because of a forward-biased junction instability, it produces a nonuniformity in the collector depletion-region energy deposition that partially overcomes the stabilizing effect of avalanche and collector resistivity.

In a transistor operating in the active region, the lateral base current produces a gradation in effective base-emitter bias, increasing from the center to the periphery. As a result there is a crowding of the emitter current density near the emitter periphery, which is reflected in the power deposition profile across the collector area. This inhomogeneity has the same type of effect on collector-base second breakdown as base-emitter junction filamentation.

In a transistor with open emitter lead, the lateral base current from collector-base avalanche breakdown produces a reverse bias across the base-emitter junction that increases from the center to the periphery.

At the sufficiently high current the periphery of the base-emitter junction can undergo avalanche breakdown, producing forward bias and injection in the center of the emitter-base junction. This produces an enhanced power density deposition in the center of the collector-base junction. The result is again to suppress the temperature at which the avalanche is quenched locally. This process can also exhibit a non-thermal prompt behavior, as discussed in Section 5.

In Reference 19 (Schroen), it was shown experimentally that collector-base junctions have lower damage thresholds, even with open emitters, than similarly-doped diode junctions. This breakdown of the emitter-base junction is apparently also a factor in current-mode second breakdown as discussed in Section 5.

The foregoing discussion of transistor base-collector second breakdown can also be applied directly to base-emitter second breakdown. The manifestations are modified somewhat because the emitter is much more heavily doped than the collector in a diffused transistor, resulting in a lower base-emitter breakdown voltage and a lower current gain in inverted operation.



## SECTION 5

### CURRENT MODE SECOND BREAKDOWN

The collector-emitter breakdown voltage,  $B V_{CEO}$ , on some devices undergoes at high currents a transition to a sustaining voltage well below the low-current avalanche breakdown voltage. Since the transition appears to occur as soon as the current exceeds a threshold value, and doesn't require the delay characteristic of thermal phenomena, it is called current-mode second breakdown. The following discussion explains the origin of this breakdown mechanism.

At low currents, the peak electric field in a junction occurs at the metallurgical junction plane. The net charge density in the depletion region is essentially just the ionized doping density. The junction field decreases toward zero at the edges of the depletion region at a rate proportional to the ionized doping density. However, at sufficiently high current densities, the mobile carrier densities in the depletion region are no longer negligible compared to the doping density. As a result, the electric field profile can be altered considerably as a function of current density.

This process can be illustrated by considering a typical epitaxial-transistor doping profile shown in Figure 5.1. Figure 5.2 illustrates the electric field as shown in curve I, with slopes proportional to the net doping density in the base and epitaxial-collector sides of the junction. As the emitter current density is increased, the density of electrons passing through the junction becomes comparable with the epitaxial-collector dopant density. As shown in curve II, the slope





Figure 5.1 Epitaxial Transistor Profile



NOTE: assuming constant  $V_{CB}$  the area under each curve is equal

Figure 5.2 Electric Field Profile



on the base side steepens a little, but the slope on the collector side may decrease enough to extend the electric field to the heavily doped collector substrate. At higher current densities, the electron space charge can overcome the dopant density (curve III) and the electric field now peaks at the epi-substrate junction. At even higher current densities the effective edge of the base collector-junction is pushed back by the electron space charge (the Kirk effect<sup>28</sup>), and the peak electric field at the epi-substrate junction may exceed the threshold for avalanche multiplication,  $E_c$ .

Once avalanche occurs, a large flux of holes will flow back toward the emitter. These will produce a corresponding increase in electron injection from the emitter, further enhancing the field concentration at the epi-substrate junction. As long as there is significant current gain, the space charge from the electrons will dominate both the ionized donors and counter-flowing holes. This unstable process is limited by circuit parameters outside the base-collector junction. This avalanche process depends on the epitaxial structure. If the entire collector were of high resistivity material, electron injection would simply push the depletion layer into the collector without increasing the peak electric field.

A portion of this process can be explored by studying epitaxial diodes. Neudeck<sup>29,30</sup> has calculated the steady-state electric field distributions in planar  $P^+NN^+$  diodes with various doping densities and  $N$  widths as a function of the current density. His results show that, as the current is increased, the junction voltage first increases as the electric field spreads out. This voltage increase continues until the depletion region reaches the  $N^+$  substrate and the electric field is about constant across the  $N$  region. Since the electric field will not penetrate significantly into the  $N^+$  region, the voltage ceases to increase with further current increase.

A sample of Neudeck's calculated electric field profiles<sup>20</sup> is shown in Figure 5.3. At even higher current densities, his calculations also exhibit the field concentration near the  $NN^+$  junction discussed above, as shown in Figure 5.3. However, it is difficult to understand how the field in the remainder of the  $N$  region can decrease, because in a diode there is no externally injected electron flux. The electrons created by avalanching in the  $NN^+$  region will move into the  $N^+$  region, and only the holes will move across the  $N$  region. These holes should actually augment the donor charge density. This argument implies that the almost uniform electric field shown at  $1.75 \times 10^3 \text{ A/cm}^2$  in Figure 5.3, is essentially the limiting case in diodes and that the turnover to lower voltage at higher currents should occur only in transistors. We are not aware of any experimental data on  $P^+NN^+$  diodes exhibiting prompt, current-mode second breakdown. There are data and calculations that exhibit second breakdown type behavior on  $N^+NN^+$  diodes.<sup>31</sup> In this case the drift of holes to the left in Figure 5.3 causes electron injection, and the high-current behavior is very similar to a transistor.<sup>31</sup>

In epitaxial transistors the high-injection modulation of the effective  $BV_{CEO}$  can produce an oscillatory behavior.<sup>32</sup> In effect, the regenerative process of avalanche near the epi-substrate junction, enhancing the emitter current, which enhances the avalanching field concentration produces a rapid rise in current through the transistor. The current rise decreases the  $V_{CE}$  due to lead series impedance (e.g., inductance). Therefore, the current is temporarily supplied by stray capacitance, which discharges below the sustaining voltage, extinguishing the avalanche. After the capacitance is recharged through the leads, the injection and avalanche recur.

Another type of current-mode second breakdown in transistors is exhibited in the  $BV_{CBO}$  mode. With the emitter open and the collector




Figure 5.3 E vs x for reverse biased  $P^+N^-N^+$  diode,  $x_0 = 50 \mu$  (From Reference 29)



base junction in avalanche, there is a considerable lateral voltage drop across the base sheet resistance between collector and emitter. When this voltage drop exceeds  $BV_{EBO}$  the emitter-base junction will break down at the periphery, providing emitter injection in the middle. This injection enhances the collector current, leading to enhanced avalanche currents, i.e., a runaway mode. This mechanism has explained superlinear ionization induced photocurrents,<sup>33,34</sup> in which the initiating base current is provided by ionization rather than avalanching.

The development of these unstable conditions is purely electronic and thus is relatively rapid, as compared to the thermal mode instabilities which depend on heating and thermal diffusion. For a saturation carrier velocity of about  $10^7$  cm/sec and a width for an epitaxial region of  $10\text{ }\mu\text{m}$ , the characteristic time for the instability to develop is about 0.1 nsec.

## SECTION 6

### SUMMARY

The mechanisms which play major roles in thermal and current-mode, second breakdown and junction burnout, have probably all been identified and are fairly well understood. In thermal-mode second breakdown, high-current filamentary tracks through the junction are initiated by a combination of two instabilities, avalanche quenching and resistivity peak, when the local temperatures reach the critical temperatures for these instabilities. Current-mode second breakdown is initiated by purely electronic processes (avalanche injection at high current densities in epitaxial structures when the high field region of the collector-base junction transfers to the collector-substrate junction, and breakdown of the emitter-base junction due to lateral biasing by the base current). Current-mode second breakdown also develops filamentary current channels which can then cause failure by overheating.

Although all the fundamental processes have probably been identified, there is inadequate knowledge on the quantitative application of these processes for predicting the ranges of device damage thresholds and the scaling of these thresholds with electrical stress parameters. Competition between power deposition and thermal diffusion, complementarity between avalanche quenching and bulk resistivity turnover, and the additive effects of minority-carrier diffusion and recombination-generation currents will scale differently for various device profiles and electrical pulse widths. The importance of structural defects in the device also varies greatly between different mechanisms.

The implications of the fundamental mechanisms for practical device behavior have not been completely worked out. In particular, it should now be possible to define regions in a parameter space (device and electrical-stress parameters) in which individual mechanisms control the onset of second breakdown and permanent damage. For each region the controlling parameters should be identified and their credible limits for devices not subjected to special burnout controls established. Controls to limit the damage threshold should then be formulated.

Lower limits to the energy required to burn out a device can be established by adding the minimum energy to achieve second breakdown\* to the energy required to heat at least one of the resulting filaments to a damage temperature. The lower limit energy for each portion is determined from the minimum temperature change required to achieve the instability or damage, the minimum volume in which the temperature change must occur, and the specific heat of the semiconductor.

The advantage of separating the energy into two phases is that upon the onset of second breakdown the stabilizing factors tend to make the current flow uniformly over the junction area. Therefore, the minimum volume to be heated tends to encompass the entire junction area. Above the onset of second breakdown, the current flow will be filamentary, and the minimum volume is determined by the electro-thermal dynamics of each filament and boundary conditions that determine the minimum number of filaments.

---

\* We will continue to use the theoretically oriented definition of the onset of second breakdown as the occurrence of an instability.



If there were no forces to produce nonuniformities in current density across a junction, the minimum energy to achieve second breakdown could be calculated by identifying the lowest instability temperature (peak resistivity, avalanche quenching by diffusion, or R-G current) and multiplying the temperature change by the specific heat, the junction area, and an effective junction thickness determined by the electric field profile perpendicular to the junction convoluted with thermal diffusion. The dependence of minimum energy on electrical pulse width would come from thermal diffusion and from a possible shift in lowest instability temperature in going to higher current densities as the pulse width is shortened. Current-mode second breakdown and true Zener junctions are defined to have a zero minimum energy.

The sensitivity of the dependence of the lowest critical temperature on fluctuations in device structure parameters and the ease of measurability of these parameters is influenced strongly by the process which is responsible for triggering an instability. If the resistivity peak is the trigger, the critical temperature is a function of maximum bulk resistivity only, which is measured by the junction breakdown voltage. If reverse diffusion current is responsible for avalanche quenching, the minority carrier concentration (proportional to resistivity) and minority carrier diffusion length are relevant parameters. The diffusion length at ambient temperatures can be determined from response-time measurements, but some assumptions are required to extrapolate the results to temperatures of interest. If R-G current can quench the avalanche, its magnitude also depends on the concentrations of recombination centers in the depletion layer with energy near the intrinsic Fermi level. Control of the parameters controlling the R-G current may require measurements of the reverse saturation current at elevated temperatures.

The foregoing analysis can be based on a one-dimensional description of the electric field and temperature profile. If the time to achieve second breakdown is long compared to minority carrier lifetime in the device (ranging from  $10^{-8}$  to  $10^{-6}$  sec in different devices), the analysis can use a quasi-state version of the electron, hole, and electric-field continuity equations. If fast pulses are to be considered, the time-dependent continuity equations for electrons, holes, and electric-field are required.

In practical devices there are forces that tend to make the current flow across a junction nonuniform, including dopant nonuniformities, local defects, emitter-current crowding, etc. Even though there are also stabilizing factors (temperature dependence of avalanche field, extrinsic resistivity) there will still be some nonuniformity in current flow below the onset of second breakdown. As a result the average temperature rise over the junction area will be less than that required to bring its hottest spot to the onset of an instability.

As Budenstein's work<sup>7</sup> has demonstrated, the onset of an instability at one point, on the junction doesn't necessarily produce any dramatic changes in the device voltage, nor does it automatically lead to a thermal runaway. At least in some device structures, the volume in which the current flow is unstable must grow by heating nearby bulk material past the resistivity peak before permanent damage, or even a dramatic voltage drop (e.g., that associated with an experimental characterization of second breakdown) occurs. The analysis of the minimum energy required during this phase is at least two-dimensional by the nature of the instability. The lateral dimensions of the filament are determined in part by thermal diffusion, and in part by electrical factors (e.g., electric field is proportional to current density). There are competing factors in the time dependence. Long current pulses produce larger

filaments by thermal diffusion. Short higher-current pulses produce a larger number of filaments because of transverse voltage drops.

One way of avoiding the complexities in the two-dimensional analysis of current filaments is to establish the safe-design maximum energy at the minimum energy value to achieve the onset of second breakdown. This does not eliminate the need to assess the impact of inhomogeneous forces (those that promote nonuniform flow) on the minimum energy for second breakdown.

The variety of instability triggering mechanisms discussed in previous sections of this report and the wide spread in reported experimental results force us to conclude that there are various classes of device structures in which the instability triggering mechanism is different. The characteristics of each class must be defined in such a way that each device type can be assigned to a class. For each class the critical parameters that determine the minimum damage energy must be identified. Where needed, controls for the critical parameters must be developed and standardized.

As described above the required mechanisms knowledge is designed particularly for application to Hardness Assurance. The concept of a (pulse-width dependent) minimum damage energy, which equates to a definition of a high-confidence safe operating region, can be used to control the management interface between device procurement and system design. The quantitative understanding of the relationship between measurable device parameters and minimum damage energy leads directly to procurement specifications and guidelines for system design.

The same knowledge can be used to design devices with higher damage thresholds (i.e., harder parts). It can also be used to



characterize the typical device (e.g., mean and standard deviation of damage stress) but this information is also accessible by performing small-sample tests. The mechanisms knowledge assists in scaling test results to different conditions (e.g., pulse shape, temperature, electrical-ionization synergisms). But its most vital role is in extending the results of limited tests to a high-confidence design guideline and device quality controls.

## REFERENCES

1. Huenemann, R. G., IEEE Trans. on Electron Devices, Vol. ED-13, No. 7, p. 605; 1966.
2. McDonald, B. A., IEEE Trans. on Electron Devices, Vol. ED-17, No. 10, p. 871; 1970.
3. Hakim, E. B., "Transistor-Surface Analysis After Secondary Breakdown", Proc. IEEE, Vol. 53, No. 9, p. 1226; September 1965.
4. Brown, W. D., IEEE Trans. Nucl. Science, Vol. NS-19, No. 6, p. 68; 1972.
5. Sunshine, R. A., and M. A. Lampert, IEEE Trans. on Electron Devices, Vol. ED-19, No. 7, p. 873; July 1972.
6. Dumin, D. J., IEEE Trans. on Electron Devices, Vol. ED-16, No. 5, p. 479; May 1969.
7. Budenstein, P.P., D. H. Pontius, and W. B. Smith, final report under Contract No. DAAH 01-71-C-0708 with U.S. Army Missile Command, Redstone Arsenal, Alabama, (AD-740 226); April 1972.
8. Runyan, W. R., Silicon Semiconductor Technology, McGraw-Hill Book Company, New York; 1965.
9. Davon, D., and Lee, R. E., Solid State Electronics, Vol. 13, p. 981; 1970.
10. Spitzer, S. M., Solid State Electronics, Vol. 12, p. 433; 1969.
11. Bergmann, F., and Gerstner, D., IEEE Trans. on Electron Devices, Vol. ED-13, p. 630; 1966.
12. Agotsuma, T., T. Kohisa, and A. Sugujama, Proc. IEEE, Vol. 53, p. 95; 1965.
13. Melchior, H., and M. J. O. Strutt, Proc. IEEE, Vol. 52, p. 439; 1964.

14. Fleming, D. J., IEEE Trans. on Electron Devices, Vol. ED-18, p. 94; 1971.
15. Khurana, B. S., T. Sugano, and H. Yanai, IEEE Trans. on Electron Devices, Vol. ED-13, p. 763; 1966.
16. Chiang, K. L., and P. O. Lauritzen, IEEE Trans. on Electron Devices, Vol. ED-17, p. 782; 1970.
17. Chen, H. C., W. M. Portnoy, and D. K. Ferry, Solid State Electronics, Vol. 14, p. 747; 1971.
18. Mars, P., International Journal of Electronics, Vol. 32, p. 203; 1972.
19. Schroen, W., and R. M. Scarlett, IEEE Trans. on Electron Devices, Vol. ED-13, p. 619; 1966.
20. Takagi, T., and K. Mano, IEEE Trans. on Electron Devices, Vol. ED-13, p. 759; 1966.
21. Josephs, H., Proc. IEEE, Vol. 53, p. 1732; 1965.
22. Bergmann, F., and D. Gerstner, IEEE Trans on Electron Devices, Vol. ED-13, p. 630; 1966.
23. Domingos, H., RADC-TR-73-87, Electro-Thermal Overstress Failure in Microelectronics, Clarkson College of Technology, April 1973.
24. Wunsch, D. C., R. R. Bell, IEEE Trans. Nucl. Sci., Vol. NS-15, No. 6, p. 244; 1968.
25. Tasca, D. M., IEEE Trans. Nucl. Sci., Vol. NS-17, No. 6, p. 364; 1970.
26. Transistor D.A.T.A. Book, 31st Edition; Fall 1971.
27. McKelvey, J. P., Solid-State and Semiconductor Physics, Harpers & Row, New York; 1966.
28. Kirk, C. T., IEEE Trans. on Electron Devices, Vol. ED-9, p. 614; 1962.
29. Neudeck, G. W., B. J. Leon, M. E. Cornell, L. R. Razouk, Purdue University Report TR-EE-74-43; 1974.
30. Neudeck, G. W., Electronics Letters, Vol. 11; 1975.



31. Howa, P. L., and V. G. K. Reddi, IEEE Trans. Electron Devices, Vol. ED-17, p. 320; 1970.
32. Crutchfield, H. B., and T. J. Montoux, IEEE Trans. Electron Devices, Vol. ED-13, p. 743; 1966.
33. Habing, D. H., J. L. Wirth, IEEE Trans. Nucl. Sci., Vol. NS-13, No. 6, p. 86; 1966.
34. Gaillard, R., and R. Genre, IEEE Trans. Nucl. Sci., Vol. NS-19, No. 6, p. 406; 1972.

## DISTRIBUTION LIST

### DEPARTMENT OF DEFENSE

Director  
Armed Forces Radiobiology Research Institute  
Defense Nuclear Agency  
ATTN: Technical Library

Commander in Chief  
US European Command, JCS  
ATTN: ECJ6-PF

Defense Communication Engineer Center  
ATTN: Code R320, C. W. Bergman  
ATTN: Code R410, James W. McLean

Director  
Defense Communications Agency  
ATTN: Code 540.5  
ATTN: Code 930, Monte I. Burgett, Jr.

Defense Documentation Center  
Cameron Station  
12 cy ATTN: TC

Director  
Defense Intelligence Agency  
ATTN: DS-4A2

Director  
Defense Nuclear Agency  
ATTN: STVL  
ATTN: RAEV  
ATTN: DBST  
3 cy ATTN: TITL, Tech. Library  
ATTN: TISI

Dir. of Defense Research & Engineering  
Department of Defense  
ATTN: S&SS (OS)

Commander  
Field Command  
Defense Nuclear Agency  
ATTN: FCPR

Director  
Interservice Nuclear Weapons School  
ATTN: Document Control

Director  
Joint Strat. Target Planning Staff, JCS  
ATTN: JLTW-2

Chief  
Livermore Division, Field Command, DNA  
Lawrence Livermore Laboratory  
ATTN: FCPRL

Director  
National Security Agency  
ATTN: TDL  
ATTN: R-425, Orlando Van Gunten

OJCS/J-3  
ATTN: J-3, RDTA Br., WWMCCS Plans Div.

### DEPARTMENT OF THE ARMY

Project Manager  
Army Tactical Data Systems  
US Army Electronics Command  
ATTN: DRCPN-TDS-SD  
ATTN: Dwaine B. Huewe

Commander  
BMD System Command  
ATTN: BDMSC-TEN, Noah J. Hurst

Commander  
Frankford Arsenal  
ATTN: SARFA-FCF, Marvin Elnick

Commander  
Harry Diamond Laboratories  
ATTN: DRXDO-EM, J. W. Beilfuss  
ATTN: J. Halpin  
ATTN: J. McGarrity  
ATTN: DRXDO-EM, R. Bostak  
ATTN: DRXDO-EM, Robert F. Gray  
ATTN: DRXDO-EM, Raphael Wong  
ATTN: DRXDO-RC, Robert B. Oswald, Jr.  
ATTN: DRXDO-RCC, John A. Rosado  
ATTN: DRXDO-NP, Francis N. Wimenitz  
ATTN: DRXDO-RB, Joseph R. Miletta  
ATTN: DRXDO-RCC, John E. Thompson  
ATTN: DRXDO-EM, Robert E. McCoskey  
ATTN: DRXDO-TI, Tech. Lib.

Commanding Officer  
Night Vision Laboratory  
US Army Electronics Command  
ATTN: Captain Allan S. Parker

Commander  
Picatinny Arsenal  
ATTN: SMUPA-FR-S-P  
ATTN: SARPA-ND-N  
ATTN: SMUPA-FR-S-P, Lester W. Doremus  
ATTN: SARPA-FR-E, Louis Avrami  
ATTN: SMUPA-ND-W  
ATTN: SMUPA-ND-D-B, Edward J. Arber  
ATTN: SARPA-ND-C-E, Amina Nordio  
ATTN: SMUPA-ND-E

Commander  
Redstone Scientific Information Center  
US Army Missile Command  
3 cy ATTN: Chief, Documents

Secretary of the Army  
ATTN: ODUSA or Daniel Willard

Director  
TRASANA  
ATTN: ATAA-EAC, Francis N. Winans

Director  
US Army Ballistic Research Labs.  
ATTN: DRXBR-AM, W. R. Vanantwerp  
ATTN: DRXBR-X, Julius J. Meszaros  
ATTN: DRXBR-VL, John W. Kinch  
ATTN: DRXRD-BVL, David L. Rigotti  
ATTN: DRXBR-VL, Robert L. Harrison

DEPARTMENT OF THE ARMY (Continued)

Chief

US Army Communications Sys. Agency  
ATTN: SCCM-AD-SV, Library

Commander

US Army Electronics Command  
ATTN: DRSEL-TL-IR, Edwin T. Hunter  
ATTN: DRSEL-CE, T. Preiffer  
ATTN: DRSEL-CT-HDK, Abraham E. Cohen  
ATTN: DRSEL-GG-TD, W. R. Werk  
ATTN: DRSEL-TL-MD, Gerhart K. Gaule  
ATTN: DRSEL-TL-ND, S. Kronenbey  
ATTN: DRSEL-PL-ENV, Hans A. Bomke

Commander

US Army Electronics Proving Ground  
ATTN: STEEP-MT-M, Gerald W. Durbin

Commandant

US Army Engineer School  
ATTN: ATSE-CTD-CS, C. S. Grazier

Commander in Chief

US Army Europe & Seventh Army  
ATTN: ODCSE-E AEAGE-PI

Commandant

US Army Field Artillery School  
ATTN: ATSFA-CTD-ME, Harley Moberg

Commander

US Army Mat. & Mechanics Research Center  
ATTN: DRXMR-HH, John F. Dignam

Commander

US Army Materiel Dev. & Readiness Command  
ATTN: DRCDE-D, Lawrence Flynn

Commander

US Army Missile Command  
ATTN: DRSI-RGP, Victor W. Ruwe  
ATTN: DRCPM-PE-EA, Wallace O. Wagner  
ATTN: DRSMI-RGD, Vic Ruwe  
ATTN: DRSMI-RGP, Hugh Green  
ATTN: DRSMI-RRR, Faison P. Gibson

Chief

US Army Nuc. & Chemical Surety Gp.  
ATTN: MOSG-ND, Major Sidney W. Winslow

Commander

US Army Nuclear Agency  
ATTN: ATCN-W, LTC Leonard A. Sluga

Commander

US Army Tank Automotive Command  
ATTN: DRCPM-GCM-SW, Lyle A. Wolcott

Commander

US Army Test & Evaluation Command  
ATTN: DRSTE-EL, Richard I. Kolchin  
ATTN: DRSTE-NB, Russell R. Galasso

Commander

White Sands Missile Range  
ATTN: STEWS-TE-NT, Marvin P. Squires

DEPARTMENT OF THE NAVY

Chief of Naval Research

Navy Department  
ATTN: Code 427

Commanding Officer

Naval Avionics Facility  
ATTN: Branch 942, D. J. Repass

Commander

Naval Electronic Systems Command  
Naval Electronic Systems Command Hqs.  
ATTN: Code 504511, Charles R. Suman  
ATTN: Code 50451  
ATTN: Code 5032, Charles W. Neill  
ATTN: PME 117-21  
ATTN: ELEX 05323, Cleveland F. Watkins

Commanding Officer

Naval Intelligence Support Center  
ATTN: NISC-45

Commander

Naval Ocean Systems Center  
ATTN: H. F. Wong

Director

Naval Research Laboratory  
ATTN: Code 2627, Doris R. Folen  
ATTN: Code 601, E. Wolicki  
ATTN: Code 4004, Emanuel L. Brancato  
ATTN: Code 5216, Harold L. Hughes  
ATTN: Code 5210, John E. Davey  
ATTN: Code 6631, James C. Ritter  
ATTN: Code 7701, Jack D. Brown  
ATTN: Code 6440, George Sigel

Commander

Naval Sea Systems Command  
Navy Department  
ATTN: SEA-9931, Riley B. Lane  
ATTN: SEA-9931, Samuel A. Barham

Commander

Naval Surface Weapons Center  
ATTN: Code WA52, R. A. Smith  
ATTN: Code WA50  
ATTN: Code WA501, Navy Nuc. Prgms. Off.

Commander

Naval Surface Weapons Center  
Dahlgren Laboratory  
ATTN: Code FUR, Robert A. Amadori

Commander

Naval Weapons Center  
ATTN: Code 533, Tech. Lib.

Commanding Officer

Naval Weapons Evaluation Facility  
ATTN: Code ATG, Mr. Stanley

Commanding Officer

Naval Weapons Support Center  
ATTN: Code 7024, James Ramsey  
ATTN: Code 70242, Joseph A. Munarin



DEPARTMENT OF THE NAVY (Continued)

Commanding Officer  
Nuclear Weapons Training Center Pacific  
Naval Air Station, North Island  
ATTN: Code 50

Director  
Strategic Systems Project Office  
Navy Department  
ATTN: SP-2701, John W. Pitsenberger  
ATTN: NSP-2342, Richard L. Coleman  
ATTN: NSP-27331, Phil Spector

DEPARTMENT OF THE AIR FORCE

AF Aero-Propulsion Laboratory, AFSC  
ATTN: POD, P. E. Stover

AF Geophysics Laboratory, AFSC  
ATTN: LQR, Edward A. Burke  
ATTN: J. Emery Cormier  
ATTN: LGD-STOP 30, Freeman Shepherd

AF Institute of Technology, AU  
ATTN: ENP, Charles J. Bridgman

AF Materials Laboratory, AFSC  
ATTN: LTE

AF Weapons Laboratory, AFSC  
ATTN: DEX  
ATTN: ELA  
ATTN: NTS  
ATTN: ELP, Tree Section  
ATTN: NT, Carl E. Baum  
ATTN: ELS  
ATTN: ELXT  
ATTN: ELP, Julian Nichols  
ATTN: SUL

AFTAC  
ATTN: TAE  
ATTN: TFS, Major Marion F. Schneider

Air Force Avionics Laboratory, AFSC  
ATTN: AAT, Mason Friar  
ATTN: DHM, C. Friend  
ATTN: DH, Lt Col McKenzie  
ATTN: DHE, H. J. Hennecke

Commander  
ASD  
ATTN: ASD/ENESS, Peter T. Marth  
ATTN: ASD-YH-EX, Lt Col Robert Leverette  
ATTN: ENACC, Robert L. Fish

Headquarters  
Electronic Systems Division/YS  
ATTN: YSEV

Headquarters  
Electronic Systems Division/YW  
ATTN: YWEI

Commander  
Foreign Technology Division, AFSC  
ATTN: ETD  
ATTN: FTD/PDJC

DEPARTMENT OF THE AIR FORCE (Continued)

Commander  
Ogden Air Logistics Center  
ATTN: MMEWM, Robert Joffs

Commander  
Rome Air Development Center, AFSC  
ATTN: RBRAC, I. L. Krulac  
ATTN: RBRP, Clyde Lane

Commander  
Rome Air Development Center, AFSC  
ATTN: ET, R. Buchanan  
ATTN: ETS, R. Dolan  
ATTN: ETS, A. Kahan

SAMSO/DY  
ATTN: DYS, Captain E. Merz

SAMSO/IN  
ATTN: IND, I. J. Judy

SAMSO/MN  
ATTN: MNNH

SAMSO/RS  
ATTN: RSMG, Captain Collier  
ATTN: RSSE, Lt Col Kenneth L. Gilbert

SAMSO/SK  
ATTN: SKF, Peter H. Stadler

SAMSO/SZ  
ATTN: SZJ, Captain John H. Salch

Commander in Chief  
Strategic Air Command  
ATTN: NRI-STINFO, Library  
ATTN: XPFS, Maj Brian G. Stephan

ENERGY RESEARCH & DEVELOPMENT ADMINISTRATION

University of California  
Lawrence Livermore Laboratory  
ATTN: Frederick R. Kovar, L-31  
ATTN: E. K. Miller, L-156  
ATTN: William J. Hogan, L-531  
ATTN: Ronald L. Ott, L-531  
ATTN: Donald J. Meeker, L-545  
ATTN: Tech. Info., Dept. L-3  
ATTN: Lawrence Cleland, L-156  
ATTN: Hans Kruger, L-96  
ATTN: Joseph E. Keller, Jr., L-125

Los Alamos Scientific Laboratory  
ATTN: Doc. Con. for Bruce W. Noel  
ATTN: Doc. Con. for J. Arthur Freed

Sandia Laboratories  
ATTN: Doc. Con. for R. Gregory, Org. 2140  
ATTN: Doc. Con. for 3141 Sandia Rpt. Coll.  
ATTN: Doc. Con. for J. A. Hood, Org. 2110

US Energy Research & Dev. Admin.  
Albuquerque Operations Office  
ATTN: Document Control for WSSB

OTHER GOVERNMENT AGENCIES

Department of Commerce  
National Bureau of Standards  
ATTN: Sec. Officer for Judson C. French

DEPARTMENT OF DEFENSE CONTRACTORS

Aerojet Electro-Systems Company Div.  
Div. of Aerojet-General Corporation  
ATTN: Thomas D. Hanscome

Aerospace Corporation  
ATTN: William W. Willis  
ATTN: S. P. Bower  
ATTN: Library  
ATTN: Julian Reinheimer  
ATTN: John Ditre  
ATTN: Irving M. Garfunkel  
ATTN: L. W. Aukerman

Analog Technology Corporation  
ATTN: John Joseph Baum

Avco Research & Systems Group  
ATTN: Research Lib., A830, Rm. 7201

The BDM Corporation  
ATTN: T. H. Neighbors

The BDM Corporation  
ATTN: D. R. Alexander

The Bendix Corporation  
Communication Division  
ATTN: Document Control

The Bendix Corporation  
Research Laboratories Division  
Bendix Center  
ATTN: Mgr. Prgm. Dev., Donald J. Niehaus  
ATTN: Max Frank

The Boeing Company  
ATTN: Howard W. Wicklein, MS 17-11  
ATTN: Aerospace Library  
ATTN: Donald W. Egelkrout, MS 2R-00  
ATTN: Itsu Amura, 2R-00  
ATTN: Robert S. Caldwell, 2R-00  
ATTN: Carl Rosenberg, 2R-00

Booz-Allen & Hamilton, Inc.  
ATTN: Raymond J. Chrisner

California Institute of Technology  
Jet Propulsion Laboratory  
ATTN: J. Bryden  
ATTN: A. G. Stanley

Charles Stark Draper Laboratory, Inc.  
ATTN: Paul R. Kelly  
ATTN: Kenneth Fertig

Cincinnati Electronics Corporation  
ATTN: Lois Hammond  
ATTN: C. R. Stump

Control Data Corporation  
ATTN: Jack Meehan

DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

Cutler-Hammer, Inc.  
AIL Division  
ATTN: Central Tech. Files, Anne Anthony

University of Denver  
Colorado Seminary  
Denver Research Institute  
ATTN: Sec. Officer for Fred P. Venditti

Dikewood Industries, Inc.  
ATTN: L. Wayne Davis

E-Systems, Inc.  
Greenville Division  
ATTN: Library 8-50100

Effects Technology, Inc.  
ATTN: Edward John Steele

Exp. & Math Physics Consultants  
ATTN: Thomas M. Jordan

Fairchild Camera & Instrument Corp.  
ATTN: Sec. Dept. for 2-233, David K. Myers

Fairchild Industries, Inc.  
Sherman Fairchild Technology Center  
ATTN: Mgr. Config. Data & Standards

University of Florida  
An Institution of Education  
ATTN: Patricia B. Rambo, D. P. Kennedy

Ford Aerospace & Communications Corp.  
ATTN: Edward R. Hahn, MS-X22  
ATTN: Donald R. McMorrow, MS G30  
ATTN: Samuel R. Crawford, MS 531

Ford Aerospace & Communications Operations  
ATTN: Ken C. Attinger  
ATTN: E. R. Poncetlet, Jr.  
ATTN: Tech. Info. Section

The Franklin Institute  
ATTN: Ramie H. Thompson

Garrett Corporation  
ATTN: Robert E. Weir, Dept. 93-9

General Dynamics Corp.  
Electronics Div. Orlando Operations  
ATTN: D. W. Coleman

General Electric Company  
Space Division  
Valley Forge Space Center  
ATTN: John L. Andrews  
ATTN: Joseph C. Peden, VFSC, Rm. 4230M  
ATTN: Larry I. Chasen

General Electric Company  
Re-Entry & Environmental Systems Div.  
ATTN: John W. Palchefskey, Jr.  
ATTN: Ray E. Anderson  
ATTN: Robert V. Benedict

General Electric Company  
Ordnance Systems  
ATTN: Joseph J. Reidl

DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

General Electric Company  
TEMPO-Center for Advanced Studies  
ATTN: M. Espig  
ATTN: William McNamera  
ATTN: Royden R. Rutherford  
ATTN: DASIAC

General Electric Company  
Aircraft Engine Business Group  
ATTN: John A. Ellerhorst, E 2

General Electric Company  
Aerospace Electronics Systems  
ATTN: Charles M. Hewison, Drop 624  
ATTN: W. J. Patterson, Drop 233

General Electric Company  
ATTN: David W. Pepin, Drop 160

General Electric Company-TEMPO  
ATTN: DASIAC for William Alfonte

General Research Corporation  
ATTN: Robert D. Hill

Georgia Institute of Technology  
Georgia Tech. Research Institute  
ATTN: R. Curry

Grumman Aerospace Corporation  
ATTN: Jerry Rogers, Dept. 533

GTE Sylvania, Inc.  
Electronics Systems CRP-Eastern Div.  
ATTN: James A. Waldon  
ATTN: Leonard L. Blaisdell  
ATTN: Charles A. Thornhill, Librarian

GTE Sylvania, Inc.  
ATTN: H & V Group  
ATTN: Paul B. Fredrickson  
ATTN: Herbert A. Ullman  
ATTN: Charles H. Ramsbottom

Gulton Industries, Inc.  
Engineered Magnetics Division  
ATTN: Engr. Magnetics Div.

Harris Corporation  
Harris Semiconductor Division  
ATTN: Carl F. Davis, MS 17-220  
ATTN: Wayne E. Abare, MS 16-111  
ATTN: T. L. Clark, MS 4040

Hazeltine Corporation  
ATTN: Tech. Info. Center, M. Waite

Honeywell Incorporated  
Avionics Division  
ATTN: Ronald R. Johnson, A1622  
ATTN: R. J. Kell, MS S2572

Honeywell Incorporated  
Avionics Division  
ATTN: MS 725-J, Stacey H. Graff  
ATTN: MS 725-5A, Harrison H. Noble

Honeywell Incorporated  
Radiation Center  
ATTN: Technical Library

DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

Hughes Aircraft Company  
Centinela & Teale  
ATTN: Dan Binder, MS 6-D147  
ATTN: Kenneth R. Walker, MS D157  
ATTN: Billy W. Campbell, MS 6-E-110  
ATTN: John B. Singletary, MS 6-D133

Hughes Aircraft Company, El Segundo Site  
ATTN: William W. Scott, MS A1080  
ATTN: Edward C. Smith, MS A620

IBM Corporation  
ATTN: Frank Frankovsky  
ATTN: Harry W. Mathers, Dept. M41

IIT Research Institute  
ATTN: Irving N. Mindel

Intl. Tel. & Telegraph Corporation  
ATTN: Alexander T. Richardson

ION Physics Corporation  
ATTN: Robert D. Evans

IRT Corporation  
ATTN: MDC  
ATTN: Leo D. Cotter  
ATTN: R. L. Mertz

Jaycor  
ATTN: Eric P. Wenaas

Jaycor  
ATTN: Catherine Turesko  
ATTN: Robert Sullivan

Johns Hopkins University  
Applied Physics Laboratory  
ATTN: Peter E. Partridge

Kaman Sciences Corporation  
ATTN: Jerry I. Lubell  
ATTN: Walter E. Ware  
ATTN: Albert P. Bridges  
ATTN: W. Foster Rich  
ATTN: John R. Hoffman  
ATTN: Donald H. Bryce

Litton Systems, Inc.  
Guidance & Control Systems Division  
ATTN: John P. Retzler  
ATTN: Val J. Ashby, MS 67  
ATTN: R. W. Maughmer

Litton Systems, Inc.  
Electron Tube Division  
ATTN: Frank J. McCarthy

Lockheed Missiles & Space Company, Inc.  
ATTN: Edwin A. Smith, Dept. 85-85  
ATTN: L. Rossi, Dept. 81-64  
ATTN: Samuel I. Taimuty, Dept. 85-85  
ATTN: Benjamin T. Kimura, Dept. 81-14  
ATTN: George F. Heath, D/81-14

Lockheed Missiles & Space Company, Inc.  
ATTN: Tech. Info. Center D/Coll.



DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

LTV Aerospace Corporation  
Vought Systems Division  
ATTN: Technical Data Center

M.I.T. Lincoln Laboratory  
ATTN: Leona Loughlin, Librarian A-082

Martin Marietta Aerospace  
Orlando Division  
ATTN: Jack M. Ashford, MP-537  
ATTN: William W. Mras, MP-413  
ATTN: Mona C. Griffith, Lib., MP-30

Martin Marietta Corporation  
Denver Division  
ATTN: Research Lib. 6617, Jay R. McKee  
ATTN: Mail 0452, J. E. Goodwin  
ATTN: Mail 8203, Paul G. Kase  
ATTN: MS PO-454, Ben T. Graham

McDonnell Douglas Corporation  
ATTN: Tom Ender  
ATTN: Technical Library

McDonnell Douglas Corporation  
ATTN: Stanley Schneider

McDonnell Douglas Corporation  
ATTN: Technical Library, CI-290/36-84

Mission Research Corporation  
ATTN: William C. Hart  
5 cy ATTN: Tech. Lib.

Mission Research Corporation  
ATTN: David E. Merewether

Mission Research Corporation-San Diego  
ATTN: J. P. Raymond  
ATTN: V. A. J. Van Lint

The Mitre Corporation  
ATTN: Library  
ATTN: M. E. Fitzgerald

National Academy of Sciences  
ATTN: National Materials Advisory Board for  
R. S. Shane, Nat. Materials Advsy.

University of New Mexico  
Electrical Engineering & Computer Science Dept.  
ATTN: Harold Southward

Northrop Corporation  
Electronic Division  
ATTN: George H. Towner  
ATTN: Boyce T. Ahlport

Northrop Corporation  
Northrop Research & Technology Center  
ATTN: Orlie L. Curtis, Jr.  
ATTN: J. R. Srour  
ATTN: David N. Pocock

Northrop Corporation  
Electronic Division  
ATTN: Vincent R. DeMartino  
ATTN: John M. Reynolds  
ATTN: Joseph D. Russo

DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

Palisades Inst. for Research Services, Inc.  
ATTN: Records Supervisor

Physics International Company  
ATTN: Doc. Con. for John H. Huntington  
ATTN: Doc. Con. for Charles H. Stallings

R & D Associates  
ATTN: S. Clay Rogers

The Rand Corporation  
ATTN: Cullen Crain

Raytheon Company  
ATTN: Gajanan H. Joshi, Radar Sys. Lab.

Raytheon Company  
ATTN: Harold L. Flescher

RCA Corporation  
Government & Commercial Systems  
Astro Electronics Division  
ATTN: George J. Brucker

RCA Corporation  
Camden Complex  
ATTN: E. Van Keuren, 13-5-2

Rensselaer Polytechnic Institute  
ATTN: Ronald J. Gutmann

Research Triangle Institute  
ATTN: Sec. Officer for Eng. Div., Mayrant  
Simons, Jr.

Rockwell International Corporation  
ATTN: Donald J. Stevens, FA70  
ATTN: George C. Messenger, FB61  
ATTN: James E. Bell, HA10  
ATTN: K. F. Hull  
ATTN: N. J. Rudie, FA53

Rockwell International Corporation  
ATTN: T. B. Yates

Rockwell International Corporation  
Collins Divisions  
ATTN: Dennis Sutherland  
ATTN: Mildred A. Blair  
ATTN: Alan A. Langenfeld

Sanders Associates, Inc.  
ATTN: Moe L. Aitel, NCA 1-3236

Science Applications, Inc.  
ATTN: Frederick M. Tesche

Science Applications, Inc.  
ATTN: J. Robert Beyster  
ATTN: Larry Scott

Science Applications, Inc.  
Huntsville Division  
ATTN: Noel R. Byrn

Science Applications, Inc.  
ATTN: J. Roger Hill

Science Applications, Incorporated  
ATTN: William L. Chadsey

DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

The Singer Company (Data Systems)

ATTN: Tech. Info. Center

The Singer Company

ATTN: Irwin Goldman, Eng. Management

Sperry Flight Systems Division

Sperry Rand Corporation

ATTN: D. Andrew Schow

Sperry Rand Corporation

Sperry Division

ATTN: Paul Maraffino

ATTN: Charles L. Craig, EV

Sperry Univac

ATTN: James A. Inda, MS 41T25

Stanford Research Institute

ATTN: Arthur Lee Whitson

ATTN: Philip J. Dolan

Stanford Research Institute

ATTN: MacPherson Morgan

Sundstrand Corporation

ATTN: Curtis B. White

Systron-Donner Corporation

ATTN: Gordon B. Dean

ATTN: Harold D. Morris

DEPARTMENT OF DEFENSE CONTRACTORS (Continued)

Texas Instruments, Inc.

ATTN: Donald J. Manus, MS 72

Texas Tech. University

ATTN: Travis L. Simpson

TRW Systems Group

ATTN: Tech. Info. Center/S-1930

2 cy ATTN: O. E. Adams, R1-1144

ATTN: H. H. Holloway, R1-2036

2 cy ATTN: R. K. Plebuch, R1-2078

ATTN: Robert M. Webb, R1-2410

TRW Systems Group

San Bernardino Operations

ATTN: F. B. Fay

ATTN: R. Kitter

United Technologies Corporation

Hamilton Standard Division

ATTN: Raymond G. Giguere

Vought Corporation

ATTN: Technical Data Center

Westinghouse Electric Corporation

Defense and Electronic Systems Center

ATTN: Henry P. Kalapaca, MS 3525

DNA 4270T		SUSPENSE DATE DATE		NUMBER TYPE	
SUBJECT NAME FROM		Aug 76		UNCL	
		FILE DESIGNATION			
SUMMARY					
<b>DO NOT REMOVE THIS COPY</b> Mechanisms of...					
TO	TO	TO	TO	TO	TO
REF	CAT	CIRC	5		
DATE	DATE	DATE	DATE	DATE	DATE
14 Sep 77			0177		
REPLIED OR INDORSED TO		FILED (Place)		OTHER ACTION	
				Return 3	

U.S. GOVERNMENT PRINTING OFFICE: 1968-227-042

ON 1 JUL 81 2445 MAIL CONTROL RECORD

REPLACES DD FORM 278 1 JUN 49